SystemVerilog Functions vs Tasks
Stop Memorizing Syntax. Start Modeling Intent. When it comes to understanding SystemVerilog functions vs tasks, most engineers start with a quick checklist: functions return a value, tasks can consume time. …
Bitwise journal
#UVM
Deep dives, field notes, and practical explanations on SystemVerilog, UVM, architecture, and verification.
4 articlesNewest first
Practical UVM Factory
What You Actually Use Every Day If you read most explanations of the UVM factory, they begin with APIs. They explain set_type_override_by_type(), show a minimal example, and stop there. What’s …
Know Your Configuration (UVM’s – KYC)
Introduction As UVM testbenches evolve from simple setups to complex, multi-layered environments, configuration management becomes one of the most critical and confusing aspects of maintaining control and flexibility. Every testbench …
UVM Analysis Communication – Behind the scenes
Introduction We all know the importance of Transaction Level Modelling also known as TLM in UVM. The fundamental goal of TLM is to provide communication between components in a flexible, …